Abstract
INTRODUCTION
The development of microelectronic technology has led to the implementation of system-on-chip (SOC), where a complete system, consisting of several application specific integrated circuit (ASIC), microprocessors, memories and other intellectual properties (IP) blocks, is implemented on a single chip. The increasing complexity of SOC has created many testing problems. The general problem of SOC test integration includes the design of TAM architectures, optimization of the core wrappers, and test scheduling. Test wrappers form the interface between cores and test access mechanisms (TAMs), while TAMs transport test data between SOC pins and test wrappers [3] . We address the problem of designing test wrappers and TAMs to minimize SOC testing time. While optimized wrappers reduce test application times for the individual cores, optimized TAMs lead to more efficient test data transport on-chip. Since wrappers influence TAM design, and vice versa, a co-optimization strategy is needed to jointly optimize the wrappers and the TAM for an SOC.
In this paper, we propose a new approach to integrated wrapper/TAM co-optimization and test scheduling based on a general version of rectangle packing considering diagonal length of the rectangles to be packed. The main advantage of the proposed approach is that it minimizes the test application time while considering test power limitation.
RELATED WORK
Most prior research has either studied wrapper design and TAM optimization as independent problems, or not addressed the issue of sizing TAMs to minimize SOC testing time [1, 3, 13] . Alternative approaches that combine TAM design with test scheduling [5, 15] do not address the problem of wrapper design and its relationship to TAM optimization.
The first integrated method for Wrapper/TAM cooptimization was proposed in [10, 11, 12] . [10, 12] are based on fixed-width TAMs which are inflexible and result in inefficient usage of TAM wires. An approach to wrapper/TAM co-optimization based on a generalized version of rectangle packing was proposed in [11] . This approach provides more flexible partitioning of the total TAM width among the cores. In [16] a method is proposed to address the test power consumption, where the test time for a system with wrapped cores is minimized while test power limitations are considered and tests are assigned to TAM wires. [6] addresses the SOC test scheduling problem by proposing a test scheduling technique that minimizes the test application time while considering test power consumption and test conflicts. 
PRELIMINARIES
The test access mechanism is the infrastructure used to transport test stimuli and test response in the system. Test vectors are transported from test sources to the core under test and test response is transported from the core under test to the test sink.
The core test wrapper is a layer of logic that forms the interface between the embedded core and its system chip environment (figure 1). It connects the core terminals both to the rest of the IC as well as to the test access mechanism. If the number of core terminals is not equal to the TAM width then wrappers may need to perform test width adaptation by partitioning the set of wrapper scan chain elements (internal scan chains and wrapper cells) into several wrapper scan chains, which are equal in number to the number of TAM lines. This will often be required in practice, since large cores typically have hundreds of core terminals, while the number limits the total TAM width of SOC pins.
The power consumption during test is usually higher than during the normal operation mode of a circuit due to the increased number of switches per node which is desirable in order to detect as many faults as possible in the minimum length of time [7] . However, the high power consumption may damage the system, because it generates excessive heat.
PROPOSED WRAPPER DESIGN
The purpose of our wrapper design algorithm is to construct a set of wrapper chains at each core. A wrapper chain includes a set of the scanned elements (scan-chains, wrapper input cells and wrapper output cells).The test time at a core is given by: Tcore = p × [1+max{si,so}] + min{si,so} where p is the number of test vectors to apply to the core and si (so) denotes the number of scan cycles required to load (unload) a test vector (test response) [5] . So, to reduce test time, we should minimize the longest wrapper chain (internal or external or both), i.e. max {si, so}. Recent research on wrapper design has stressed the need for balanced wrapper scan chains [5, 10] to minimize the longest wrapper chain. Balanced wrapper scan chains are those that are as equal in length to each other as possible. The proposed Wrapper_Design algorithm tries to minimize core testing time as well as the TAM width required for the test wrapper. The objectives are achieved by balancing the lengths of the wrapper scan chains and imposing an upper bound on the total number of scanned elements.
Our heuristic can be divided in two main parts; the first one for combinational cores and the second one for sequential cores. For combinational cores, there are two possibilities. If I+O (where I is the number of functional inputs and O the number of functional outputs) is below or equal to the TAM bandwidth limit, W max , then nothing is done and the number of connections to the TAM is I+O. If I+O is above W max , then some of the cells on the I/Os are chained together in order to reduce the number of needed connections to the TAM.
For sequential cores, at first an upper bound is specified (Peak_Scan_Element).The internal scan chains are then sorted in descending order. After that, Each internal scan chain is successively assigned to the wrapper scan chain, whose length after this assignment is closest to, but not exceeding the length of the upper bound. In our algorithm, a new wrapper scan chain is created only when it is not possible to fit an internal scan chain into one of the existing wrapper scan chains without exceeding the length of the upper bound. At last, functional inputs and outputs are added to balance the wrapper scan chains. Our wrapper design algorithm gives results like table 1. 
TAM DESIGN AND TEST SCHEDULING
The general integrated wrapper/TAM co-optimization and test scheduling problem that we address in this paper is as follows. We are given the total SOC TAM width and the test set parameters for each core. The set of parameters for each core includes the number of primary I/Os, test patterns, scan chains and scan chain lengths. The goal is to determine the TAM width and a wrapper design for each core, and a test schedule that minimizes the testing time for the SOC such that the following constraints are satisfied:
1. The total number of TAM wires utilized at any Moment does not exceed W max ; 2. The maximum power dissipation value is not exceeded.
We formulate this problem as a progression of two problems of increasing complexity. These two problems are as follows: Problem 1: wrapper/TAM co-optimization and test scheduling Problem 2: wrapper/TAM co-optimization and test scheduling with power constraints.
In this section, we address Problem 1 and show how Wrapper/TAM co-optimization can be integrated with test scheduling. In the next section, we show how this problem is generalized to include power constraintsProblem 2.
problem 1: determine the TAM width to be assigned and design a wrapper for each core and schedule the tests for the SOC in such a way that minimizes the total testing time and the total number of TAM wires utilized at any moment does not exceed total TAM width when a set of parameters for each core is given.
The concept of using rectangles for core test representation has been used before in [8, 11, 15] . Consider a SOC having N cores and let R i be the set of rectangles for core i, 1 ≤ i ≤ N. Generalized version of rectangle packing problem Problem-RP 1 is as follows: select a rectangle R from R i for each set R i , 1 ≤ i ≤ N and pack the selected rectangles in a bin of fixed height and unbounded width such that no two rectangle overlap and the width to which the bin is filled is minimized. Each rectangle selected is not allowed to be split vertically in our rectangle packing.
We solve the Problem 1 by generalized version of rectangle packing or two-dimensional packing Problem-RP 1 .We use the Wrapper_Design algorithm to obtain the different test times for each core for varying values of TAM width. A set of rectangles for a core can now be constructed, such that the height of each rectangle corresponds to a different TAM width and the width of the rectangle represents the core test application time for this value of TAM width.
Problem-RP 1 relates to problem 1 as follows; see figure  3 .The height of the rectangle selected for a core corresponds to the TAM width assigned to the core, while the rectangle width corresponds to its testing time. The height of the bin corresponds to the total SOC TAM width, and the width to which the bin is ultimately filled corresponds to the system testing time that is to be minimized. The unfilled area of the bin corresponds to the idle time on TAM wires during test. Furthermore, the distance between the left edge of each rectangle and the left edge of the bin corresponds to the begin time of each core test.
Figure 3.Example test schedule using rectangle packing
For a given core, the testing time decreases only at Pareto-optimal points when the TAM width exceeds corespecific thresholds [10] . Pareto-optimal points are formally defined in [11] . Unlike [10] , our Pareto-optimal points and their corresponding TAM utilized values (TAM u ) are not same (Table 1) . So, instead of assigning Pareto-Optimal TAM width like [11] , we assign TAM width equal to TAM u , in order to achieve a specific testing time. For example, in Design_wrapper algorithm of [10] all TAM widths from 47 up to 64 result in the same testing time of 114317 cycles and same TAM width utilization of 47 for core 6 in p93791. So, only ParetoOptimal TAM width 47 was used in [11] to achieve testing time of 114317 cycles. But in our proposed Wrapper_Design, all TAM widths from 50 up to 64 result in the same testing time of 114317 cycles and same TAM width utilization of 47 for core 6 in p93791.So, to achieve testing time of 114317 cycles TAM u value 47 is used in our proposed approach. Thus our approach minimizes TAM width utilization.
Our approach emphasizes on both testing time of a core and the TAM width required to achieve that testing time by considering the diagonal length of rectangles. Problem-RP 2: solve Problem-RP 1 ensuring that at any moment of time the sum of the P i values for the rectangles selected must not exceeded the maximum specified value P max .
Next, we describe our solution to Problem-RP 2.
Data Structure
The data structure in which we store the TAM width and testing time values for the cores of the SOC is presented in Figure 5 . This data structure is updated with the begin times, end times, and assigned TAM widths for each core as the test schedule is developed.
Rectangle Construction
In our proposed test scheduling algorithm (figure 4), after getting the result of Wrapper_Design, for each core, we construct a set of rectangles taking TAM u as rectangle height and its corresponding testing time as rectangle width such that TAM u ≤ W max (figure 7) rather than constructing the collection of Pareto-optimal rectangles like [11] . MAX_TAM u is the largest among the TAM u values satisfying the above constraint. In figure 7 , MAX_TAM u =24 and W max =32 .For combinational core, Figure 7 . Example of some rectangles for core 6 of SOC p93791 (figure drawn not to scale) when Wmax=32
MAX_TAM u is always equal to W max . Note that, In case of TAM wire assignment to that particular scheduling of p93791 (figure 7), TAM wires that are to be assigned to core 6 must be selected from values 24,16,12,10,8-1 depending on TAM width available.
Diagonal Length Calculation
In line 2, we find the smallest (T min ) among the testing time corresponding to MAX_TAM u for all cores. 
EXPERIMENTAL RESULTS
In this section, we present experimental results for one example SOC: d695. This SOC is a part of the ITC'02 SOC benchmarking initiative [4] .In our algorithm we considered TAM wire sharing and power constraints as test conflict. Note that none of the previous approaches consider more test conflicts than TAM wire sharing but [6] which take power constraints, hierarchical constraints, precedence constraints, unit testing with multiple test sets into account.
In the ITC'02 benchmark specification, no power data are given for this system. Therefore, we add power values for each core depicted in Table 2 . In the first experiment we compare our technique with the approach presented by [6] and [16] using the d695 circuit considering the same power values depicted in Table 2 . The results are given in Table 3 and Table 4 for different TAM width.
In our second experiment, we compared our approach to previous proposed techniques without considering any power limitation. The results are for a range of TAM bandwidths given in Table 5 .
CONCLUSION
In this paper, we have proposed a Wrapper/TAM cooptimization and test scheduling technique that takes test power consumption into account when minimizing the test application time. It is important to consider test power consumption since exceeding it might damage the system.The proposed technique is based on rectangle packing which emphasizes on both time and TAM width by considering diagonal lengths. The experimental results show the efficiency of our algorithm.
